Skip to content
GitLab
Commit f9f3e216 authored by Michael DM Dryden's avatar Michael DM Dryden
Browse files

Fixed typo. Was checking if preconditioning voltages were above zero instead of times.

parent 36805a2d
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment