Skip to content
GitLab
Explore
Sign in
Register
Commit
f9f3e216
authored
Jul 09, 2014
by
Michael DM Dryden
Browse files
Fixed typo. Was checking if preconditioning voltages were above zero instead of times.
parent
36805a2d
Loading
Loading
Loading
Changes
1
Show whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment